Multimode integration circuit for sensor readout

ABSTRACT

Techniques are disclosed for radiation sensors that generate current signal to provide flexible placement of one or more integration intervals between resets of an integration capacitor. With flexible timing, an embodiment of the present invention provides several modes of operation including: multiple stray light blanking interval to occur during the integration cycle; range gating for LIDAR applications; time-delay-integration (TDI) with multiple short integration periods between frame resets; and hyper-resolution gating that provides better resolution than is normally possible with a fixed gate width. Numerous variations will be apparent in light of this disclosure.

RELATED APPLICATIONS

This application claims the benefit of U.S. Provisional Application Nos. 61/481,100 and 61/481,101, each filed on Apr. 29, 2011, and each of which is herein incorporated by reference in its entirety. In addition, this application is related to U.S. application Ser. No. 13/460,254, filed Apr. 30, 2012, and titled “Input Unit Cell Circuitry for Transducer Readout” which is herein incorporated by reference in its entirety.

FIELD OF THE DISCLOSURE

The invention relates to sensing technology, and more particularly, to radiation sensors having signal current that is integrated during the frame interval.

BACKGROUND

Radiation sensors such as those used to detect infrared (IR) typically include electronics including circuitry that allows for the signal current to be integrated as part of the detection signal processing.

SUMMARY

One embodiment of the present invention provides an integrator circuit device. The device includes an amplifier for receiving input from a transducer, and an integration capacitor operatively connected to the amplifier, and for integrating signal from the transducer. The device further includes one or more switches operatively coupled to the amplifier, and for providing flexible placement of an integration interval(s) between resets of the integration capacitor. In some cases, the one or more switches enable a subinterval range gating scheme having a fixed gate time, such that the fixed gate time can be shifted between resets of the integration capacitor by subintervals of the fixed gate time. In some cases, the one or more switches include a first switch operatively coupled to an inverting input of the amplifier and for selectively stopping integration of signal from the transducer, and a second switch operatively coupled to the first switch and for selectively applying a bias to the transducer when the first switch is open. In one such case, the bias maintains substantially the same voltage (e.g., within an acceptable tolerance, such as +/−5% or +/−2%, or +/−1%) across the transducer as when the transducer is connected to the amplifier by the first switch. In some cases, the device includes a reset switch operatively coupled between an output of the amplifier and an inverting input of the amplifier. In one such case, the amplifier is configured to receive a bias voltage that sets a reset voltage that will be presented at the amplifier output during a reset interval. In some cases, a timing scheme of the one or more switches allows a plurality of integration intervals to occur prior to a next reset interval. In some cases, the device includes the transducer, wherein the transducer is a photo sensitive detector. In another such case cases, the transducer generates a change in current in response to a stimulus. In some cases, a timing scheme of the one or more switches defines a plurality of integration intervals of different duration. In some cases, a timing scheme of the one or more switches defines one or more blanking intervals where the amplifier does not integrate input signal events. Numerous variations will be apparent in light of this disclosure. For instance, another embodiment of the present invention provides a read-out integrated circuit (ROIC) that includes a device as variously claimed in this paragraph. Another embodiment provides a sensor system comprising the ROIC wherein the system includes a transducer array operatively coupled to the ROIC. Another embodiment provides a system-on-chip comprising the sensor system.

Another embodiment of the present invention provides an integrated circuit. The integrated circuit includes a transducer array, an amplifier for receiving input from an element of the transducer array, and an integration capacitor operatively connected to the amplifier and for integrating signal from the element of the transducer array. The integrated circuit further includes a reset switch operatively coupled across the integration capacitor, and one or more switches operatively coupled to the amplifier and for providing flexible placement of one or more integration intervals between resets of the integration capacitor. The one or more switches enable a subinterval range gating scheme having a fixed gate time, such that the fixed gate time can be shifted between resets of the integration capacitor by subintervals of the fixed gate time. In some cases, the amplifier is configured to receive a bias voltage that sets a reset voltage that will be presented at an output of the amplifier during a reset interval. In some cases, the transducer array comprises a plurality of photo sensitive detector elements or a plurality of piezoelectric sensor elements. In some cases, a timing scheme of the one or more switches defines a plurality of integration intervals of different duration.

Another embodiment of the present invention provides an active sensing system. The system includes a laser, a transducer array, and an amplifier for receiving input from an element of the transducer array, wherein the amplifier is associated with a reset voltage that will be presented at an output of the amplifier during a reset interval. The system further includes an integration capacitor operatively connected to the amplifier and for integrating signal from the element of the transducer array, and a reset switch operatively coupled across the integration capacitor. The system further includes one or more switches operatively coupled to the amplifier, and for providing flexible placement of one or more integration intervals between resets of the integration capacitor. A timing scheme of the one or more switches and reset switches allows for subinterval range gating using a fixed gate time, such that the fixed gate time can be shifted between resets of the integration capacitor by subintervals of the fixed gate time. In some embodiments, the timing scheme further allows at least one of: a plurality of integration intervals to occur prior to a next reset interval, and a plurality of blanking intervals where the amplifier does not integrate input signal events.

The features and advantages described herein are not all-inclusive and, in particular, many additional features and advantages will be apparent to one of ordinary skill in the art in view of the drawings, specification, and claims. Moreover, it should be noted that the language used in the specification has been principally selected for readability and instructional purposes, and not to limit the scope of the inventive subject matter.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates a schematic of an integrator circuit configured in accordance with an embodiment of the present invention.

FIG. 2 is a schematic of a general differential amplifier.

FIG. 3 illustrates a blanking interval timing diagram showing integration intervals, in accordance with an embodiment of the present invention.

FIG. 4 illustrates a laser blanking and integration timing diagram in accordance with one embodiment of the present invention.

FIG. 5 illustrates an active time delay integration (TDI) timing diagram, in accordance with an embodiment of the present invention.

FIG. 6 illustrates a TDI timing diagram with multiple output pulses and multiple integration intervals, in accordance with one embodiment of the present invention.

FIG. 7 illustrates a range gating timing diagram, in accordance with an embodiment of the present invention.

FIG. 8 illustrates a fine resolution gating control timing diagram, in accordance with an embodiment of the present invention.

FIG. 9 illustrates a sensing system configured in accordance with an embodiment of the present invention.

As will be appreciated, the figures are not necessarily drawn to scale but rather are presented to assist in understanding of the various example embodiments of the present invention. For instance, durations of time depicted in the various timing diagrams may be depicted as being longer than they actually are, so that events occurring within that duration can be depicted with better clarity.

DETAILED DESCRIPTION

Techniques are disclosed that provide flexible integration time control including: intermittent blanking, range gating, time delay integration (TDI), and hyper-resolution in detection signal processing. The techniques can be implemented, for example, to provide TDI functionality at the readout integrated circuit (ROIC) level for active focal plane array (FPA) elements.

General Overview

In accordance with an embodiment of the present invention, high-speed light detection and ranging (LIDAR) systems and dual mode active/passive systems are enabled to turn the integration time on and off rapidly during a frame time. Having a flexible input timing scheme that can be varied seamlessly from frame to frame enhances the capability of an active/passive sensor system. For example, with the programmable input clock flexibility built into the active/passive readout circuit, the integration time may be totally independent of the frame time and can allow for multiple integrations before sending the information out of the input unit cells for readout. This timing flexibility allows for multiple returns to be integrated within a frame time, increasing the signal above the level of the readout noise, for improved sensitivity and range.

Sensitivity of active light detection and ranging (LIDAR) systems may be limited by the optical power returned to the detection system. In order to increase sensitivity, a more powerful initial pulse can be used in order to possibly receive a more powerful optical return. Increasing the power of the active light source, however, often directly increases the size, weight, and power of a system. In accordance with some embodiments of the present invention, another means to increase the sensitivity of a detection system is to average multiple returns together within a single frame time to increase the signal to noise ratio. With systems that are usually read-noise limited at the maximum ranges, it may be preferable to perform the averaging in the input preamplifier cells ahead of the readout noise.

Other capabilities afforded by an embodiment of the present invention will be apparent in light of this disclosure and include, for example, blanking of unwanted stray light, exclusion of stray pressure inputs for a piezoelectric sensor, range gating using a different range gate position for each frame, active pixel TDI for increased sensitivity, and/or hyper-resolution.

An embodiment of the present invention may utilize photodiodes or quantum photovoltaic detectors having signal current that is integrated during the integration interval. Other sensor technologies can be used that generate a change in current in response to a stimulus or event. For example, for biometric applications such as a fingerprint recognition system, the sensor may be a piezoelectric device that converts physical contact pressure into an electrical signal.

ROIC Level Blanking Functionality

In accordance with one example embodiment, in the event that stray light activity is involved, such as the backscatter from a laser, or if multiple laser shots are fired during a frame time, the techniques provided herein can be used to temporarily stop (or blank) the integration during these transient stray light effects if desired.

FIG. 1 illustrates a schematic of an integrator amplifier circuit configured in accordance with an embodiment of the present invention. In this particular embodiment, two switches S₁ and S₂ may be introduced ahead of the amplifier. The amplifier may be a standard integrating amplifier with a capacitor C_(int) and Reset switch, as shown in this example embodiment, but any suitable integrating amplifier configuration can be used. Switch S₁ may be connected between the output of a detector and the input of the amplifier. As noted above, the detector can be a photodiode, or any sensor that produces a change in current in response to a stimulus. Switch S₂ may be connected between the output of the detector and a fixed bias voltage, V_(bias). Only one of the switches S₁ and S₂ may be closed (low impedance) at any given time. This configuration allows for integration of the detector current when S₂ is open and S₁ is closed. The detector current integration may be stopped by opening S₁ and closing S₂, wherein the voltage V_(bias) is chosen to keep the same (e.g., within an acceptable tolerance) bias across the detector when it is normally connected to the amplifier. Integration of the detector current can resume again if S₂ is opened and S₁ is closed. The Reset switch may operate independently from the switches S₁ and S₂. The non-inverting input of the amplifier may be connected to V_(bias), while the inverting input may be connected to the detector via switch S₁.

As will be appreciated, while a differential inverting amplifier configuration is shown (having extrinsic inverting and non-inverting inputs), a single-ended inverting amplifier configuration can also be configured in accordance with an embodiment of the present invention, where there is only an inverting input. In such single-ended cases, the non-inverting input can be thought of as intrinsic, and may be, for instance, an internally biased node of the circuit.

FIG. 2 is a schematic of a general differential amplifier that might be suitable for use as the inverting amplifier shown in FIG. 1. As can be seen, the amplifier may include five transistors (T₁-T₅) and may be operatively coupled between power supplies VDD and VSS (not shown in FIG. 1). The differential pair of transistors T₂ and T₃ may receive the differential input signal (IN+, IN−). In addition, transistors T₄ and T₅ operate as the load devices of the amplifier and are connected as a master-slave current-source pair to ensure that both legs have the same current (within an acceptable tolerance, such as +/−2%). The non-inverting leg of the differential amplifier includes T₂ and T₄, and the inverting leg includes T₃ and T₅. As will be appreciated, note that the situation where the current-source pair ensures that both legs have the same current only applies when no external current is drawn from the amplifier output, such as under quiescent conditions with no DC load externally connected to the amplifier output. On the other hand, when output current is drawn, the current source pair maintains equal currents in transistors T₄ and T₅, but the current in transistor T₃ will be different. Transistor T₁ operates as a current source during normal operation, and sets the amplifier operating current or quiescent point based on the value of V_(Q) (not shown in FIG. 1), which can be set as desired for a given application, as can the value of the power supplies VDD and VSS. Although the amplifier is described in reference to the configuration of FIG. 2, this is for illustrative purpose only, and additional amplifier configurations may be used in the amplifier circuit disclosed in FIG. 1.

FIG. 3 illustrates a blanking interval timing diagram with integration intervals, in accordance with one embodiment of the present invention. As shown, multiple integration intervals may be defined during a given frame time. The integration interval may occur when switch S₁ is closed, switch S₂ is opened, and Reset is opened. As can be seen, during the blanking intervals, the magnitude of V_(out) may remain constant because switch S₁ is opened and S₂ connects the detector to V_(bias). When integration resumes, the magnitude of V_(out) may be substantially equal to its magnitude prior to the blanking interval. Blanking time can be determined, for example, from an external signal or other command signal indicating the need to interrupt the integration cycle. The blanking intervals and integration intervals can have different durations and positions within a given frame time.

According to one embodiment of the present invention, the two switches S₁ and S₂ may be implemented to divert an unwanted detector current. This detector current may be the result of backscattering of an initial pulse, other unwanted stray light, or any unwanted detector stimulus. In one embodiment of the present invention, just prior to a stray light event, the detector current integration may be stopped by opening S₁. In this particular example, connecting the detector to V_(bias) by closing switch S₂ while (or slightly after) opening switch S₁ allows the voltage on the detector to be maintained while also shunting the charge created on the detector by excess stray light. Once the stray light event has passed, S₂ may be opened and S₁ may be closed again to resume the integration of the detector signal current. In one example embodiment, prior knowledge of stray light events can be communicated to the control electronics for these switches.

FIG. 4 illustrates a laser blanking timing diagram in accordance with one embodiment of the present invention. In this particular embodiment, a transmitter emits output pulses, as shown on the top timing diagram. The transmitter can generate a laser, an IR laser pulse, or other suitable output pulse. In order to prevent any backscatter from the output pulse from being detected by the receiver or detector, a blanking interval may accompany the output pulse. The blanking interval is shown in the middle timing diagram, accompanying the output pulses. This laser blanking technique can eliminate self-blinding by the output laser pulse. The bottom timing diagram shows the effective passive integration time of the receiver. In this embodiment, no integration occurs during the blanking interval to prevent backscatter detection. The effective passive integration time may also account for the blanking time required for each pulse.

ROIC Level TDI Functionality

In one example embodiment, the integrator circuit can be configured as a Charge Transimpedance Integration Amplifier (CTIA) detector input preamplifier circuit that is capable of performing the active TDI function. One example such circuit is shown in FIG. 1, as previously discussed. The three switches labeled Reset, S₁ and S₂ can be used to execute TDI mode. The integration function may be stopped based on the switch control described above, and the preamplifier can resume integration of the detector signal current after a blanking interval.

FIG. 5 illustrates a TDI timing diagram in accordance with one embodiment of the present invention. As shown in this example, the frame time can be determined by the time between Reset intervals. The timing of the switches S₁, S₂, and Reset can be controlled to achieve the integration of multiple returns onto a CTIA integration capacitor within a single frame time. In one example embodiment, three integration intervals may be achieved within a frame time, although more or less integration intervals are possible within a frame time in different embodiments. The integration intervals may be identically spaced within the frame time, or may be positioned in any other desired configuration. In this particular embodiment, the reset occurs at the beginning of each frame time. The ability to perform multiple integration intervals within a given frame time can increase the sensitivity of a sensor element without altering the frame time.

FIG. 6 illustrates a TDI timing diagram with multiple output pulses and multiple integration intervals, in accordance with one embodiment of the present invention. According to one embodiment, TDI techniques may be implemented with a laser pulse transmitter that searches for a target location by receiving reflections of the laser output pulses from the target. Multiple output pulses may be transmitted within a frame, with each pulse sent out at time T₀ with respect to that particular pulse. Other implementations with more or fewer output pulses will be apparent in light of this disclosure. The frame time, and therefore the time between resets, may be determined by the output pulse repetition rate. The number of integration intervals may be determined by the number of output pulses, the amount of sensitivity desired, and/or by other factors. As the system searches to locate a target in range, more sensitivity may be required as a search in range is increased. The TDI mode may be invoked and the number of TDI samples may be increased accordingly. In the search of an optical return, for instance, the receiver integration period (or gate time) may be incrementally placed later in time until the desired range is covered. As shown in the example of FIG. 6, three output pulses are transmitted and the optical return from the target is received for each corresponding pulse. The three optical returns may be received (#1, #2, and #3) and integrated using the TDI techniques described above. The sum of the integrated samples at the end of the frame time may be sampled and available to be read out. The readout may take place simultaneously with the integration of the subsequent frame time.

According to one embodiment of the present invention, the data from the integration intervals is read out at the end of each frame time. Just before the reset, the information captured on the integration capacitor C_(int) may be read out, and this may introduce readout noise. In one embodiment, particularly when the return signal to read noise ratio is low, integrating multiple returns in the TDI mode can improve the signal to noise ratio. Integrating three returns within one frame, for example, may result in three times the signal to noise ratio compared to integrating only a single return. In one example embodiment, TDI techniques can allow more than one return to be captured and integrated within a frame time, allowing the desired signal level to overcome readout noise of the sensor array. In one such embodiment, this added sensitivity can be used to increase range or lower the optical power of the active system.

Range Gating Functionality

While actively searching for a signal during a frame time, it may be desirable to customize the position of the integration interval within a frame time. When searching for an optical return or reflection after sending out an initial output pulse, the timing of the optical return within a frame time may correspond to a distance in range. According to one embodiment of the present invention, range gating can provide high-speed missile countermeasure systems with accurate knowledge of a missile's distance and velocity vector. When searching for a missile in range, it may be desirable to change the position of the integration interval within a frame seamlessly from one frame interval to the next. This may allow the integration intervals to not be strictly dependent upon the start of the frame time.

FIG. 7 is a time diagram illustrating range gating, in accordance with an embodiment of the present invention. As can be seen, the location of the gate time (also called the integration interval) within a frame can be changed from frame to frame seamlessly. In one such example, the gate time shifting is accomplished through manipulating switches S₁, S₂, and Reset as shown in FIG. 7. In this example embodiment, the start of Reset determines the beginning of each new frame interval. Switches S₁ and Reset may be connected at the beginning of a frame interval, and after the desired delay Reset may be opened to allow for integration of the detector output. This technique allows for the gate time to be shifted within a frame interval. In addition to the embodiment shown in FIG. 7, range gating may be implemented along with the blanking and/or TDI modes described herein. Other switching and timing configurations will be apparent in light of this disclosure and the claimed invention is not intended to be limited to any particular switching scheme.

Fine Resolution Gating Control

Range gating generally involves staggering the integration intervals within a frame time based on over sampling of the target, and can help accomplish fine resolution gating control in accordance with some example embodiments of the present invention. When searching for a signal, such as an optical return, the resolution of the detection is often limited by the size of the integration interval, or gate time, which is usually matched to the response time of the input amplifier. While a given static or otherwise uncustomizable gate timing may be suitable for a given application, that particular gate timing may not be suitable for other applications. In addition, greater resolution may be required than any single gate time can allow. In these instances, the resolution of a typical detector may be limited to the available gate time.

FIG. 8 illustrates a timing diagram that demonstrates fine resolution gating control, in accordance with an embodiment of the present invention. The footprint of the optical return may be much narrower than the gate time, and in this particular example, the optical return is ⅖ the size of any given integration interval. A range gating scheme may be configured in accordance with an embodiment of the present invention, such that the gate time for each of a plurality of laser pings is shifted within the frame time by subintervals of the gate time. In the example shown, for instance, the gate is shifted in time by ⅕ of the total gate time. Other embodiments can have other such subintervals. In any case, subinterval shifting of the gate time within the frame time (and/or between resets of the integration capacitor) may be accomplished through the range gating techniques previously described, such as by manipulating the S₁, S₂, and Reset switches in accordance with some embodiments. The technique may be used, for example, for fine gating control on a frame to frame basis to increase LIDAR ranging resolution, in accordance with some embodiments.

In the particular example shown in FIG. 8, the gate width is divided into five subintervals. A total of nine laser pulses (Pings 1-9) and corresponding gate intervals (Gates A-I) are shown, along with the percentage of the optical return captured for each gate interval. As will be appreciated, measurement by an optical sensor captures both the time-position and amplitude of the optical return. In the example case shown, Gates A and B do not detect any part of the optical return, Gate C allows 50% of the optical return to be captured, and Gates D-G allow 100% of the optical return to be captured. Being later in time, Gate H only captures 50% of the optical return and Gate I captures none of the optical return.

The output response of each gate time may be recorded, and in one example embodiment a centroid algorithm can be used to weight the returns according to their amplitude and time-position. As will be appreciated in light of this disclosure, this hyper-resolution gating technique may resolve shorter returns than a single integration interval is capable of doing. This technique may also allow for much higher resolution in detecting an optical return (or other such ping-based reflection from the target) without increasing the speed or decreasing the size of the integration intervals, in accordance with some embodiments.

Thus, in accordance with an embodiment of the present invention, rather than narrowing the integration intervals, the position of the integration intervals can be shifted in time at subintervals of the gate width. After returns for each of the subintervals are acquired, they can be analyzed or processed to determine the probability of an object at a finer resolution than would be possible without using narrower pulses. Note that the laser pings and corresponding gate intervals can be executed, for example, in different consecutive frames in some embodiments, or in consecutive sub-frames of a given master frame in other embodiments.

Sensing System

FIG. 9 illustrates one implementation of a ROIC, in accordance with an embodiment of the present invention. In this example implementation, the ROIC is used in the sensing system. As can be seen, the system generally includes a transducer array operatively coupled to the ROIC via an interconnect(s). The ROIC may in turn be operatively coupled to a sensor data processing block, which may be connected to a control circuit. In addition, the ROIC can further be configured to include, for example, input unit cell preamplifier circuits each configured with an amplifier and circuitry as described herein, such as shown in FIG. 2.

In some embodiments where the transducer array is, for example, a CMOS FPA suitable for imaging applications, the array can share the same substrate with the ROIC, or can be integrated with the ROIC via flip-chip hybridization using, for instance, indium bump bonding or other suitable interconnect process. In another embodiment, the transducer array can be implemented as a CMOS piezoelectric (for cell force sensing) or capacitive (cell touch sensing) sensor array suitable for biometric or security applications, such as fingerprint detection. Just as with imaging applications, each pixel sensor element can be electrically connected to its own integration unit cell circuitry in the ROIC. As will be appreciated, the pixel resolution of imaging applications may be much higher than the pixel resolution of biometric applications, but the principles provided herein equally apply to any such applications, as will be appreciated in light of this disclosure.

Each input unit cell of the ROIC can include a preamplifier circuit configured as shown, for instance, in FIG. 2. The unit cell may include other circuitry as well, such as filtering if so desired. The ROIC may further include row and column select circuitry, column sense amplifiers, multiplexor circuitry, and other typical ROIC circuitry. In one specific such embodiment, the transducer array is bump-bonded or otherwise integrally coupled with the ROIC so as to provide a system-on-chip which can be operatively coupled to the sensor data processing block. In still other embodiments, the sensor data processing block and control blocks can be integrated with the ROIC circuitry, in another system-on-chip configuration.

As will be appreciated, the analysis carried out by the sensor data processing block will depend on the given application and type of sensor technology employed in the transducer array. For instance, in imaging applications, the sensor data processing block may be configured to identify certain features or events reflected in the imaging data and/or otherwise interpret the image data so that the control block can be directed accordingly. For biometric applications, the sensor data processing block may be configured to identify certain biometric features or events (e.g., fingerprint, eye-scan, touch, etc.) reflected in the biometric data. In a more general sense, regardless of the given application, the sensor data processing block can be configured to carryout feature/event identification using the data received from the transducer array. Once features/events have been extracted from that sensor data, they can be, for instance, compared to one or more templates stored in the database and assigned a matching score. The sensor data processing block may further be configured, for example, to execute a determination as to a response strategy, based on a given matching score. For instance, in an imaging application involving electronic countermeasures, the image data may reflect the type of incoming threat (e.g., missile), and the response strategy may include a particular evasive maneuver and/or electronic counter-measure to which that incoming threat is known to be susceptible (e.g., chaff deployment and/or jamming). In biometric applications such as fingerprint verification, the biometric data may reflect the various fingerprint details reflected in the tactile pressure applied at the sensor face, and the response strategy may include providing (or denying) access to a given secured area. As will be appreciated, the analysis carried out by the sensor data processing block can include any number of determinations necessary to effectively direct the control block accordingly.

Based on the assessment of the sensor data processing block, a response can then be provided by the control block, which will also depend on the given application. For instance, in an imaging application involving electronic countermeasures, the control block may electronically command the particular evasive maneuver and/or electronic counter-measure to which that incoming threat is known to be susceptible (e.g., chaff deployment and/or jamming). In biometric applications such as fingerprint verification, the control block may issue the control signal needed to open a door that provides access to the secured area. Numerous sensor data processing/analysis and control/response schemes can be used here as will be appreciated in light of this disclosure and the claimed invention is not intended to be limited to any particular ones.

The foregoing description of the embodiments of the invention has been presented for the purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of this disclosure. It is intended that the scope of the invention be limited not by this detailed description, but rather by the claims appended hereto. 

What is claimed is:
 1. An integrator circuit device comprising: an amplifier for receiving a signal from a transducer at an input; an integration capacitor between the input and an output of the amplifier and configured to integrate the signal from the transducer to provide a readout; a first switch operatively coupled between the transducer and the input of the amplifier, and configured to selectively stop integration of the signal from the transducer; and a second switch operatively coupled between the transducer and a bias voltage source, and configured to selectively apply the bias voltage to the transducer when the first switch is open, wherein the bias voltage maintains substantially the same voltage across the transducer as when the transducer is connected to the amplifier by the first switch; wherein the first and second switches are configured to provide for a range gating scheme having a fixed gate time within a frame time of searching for said signal, wherein the gate time can be shifted in time between resets of the integration capacitor by subintervals of the fixed gate time.
 2. The device of claim 1 wherein the first switch is operatively coupled to an inverting input of the amplifier, and wherein the second switch is operatively coupled to the first switch.
 3. The device of claim 1 further comprising a reset switch operatively coupled between an output of the amplifier and an inverting input of the amplifier.
 4. The device of claim 3 wherein the amplifier is configured to receive a bias voltage that sets an output voltage that is presented at the amplifier output during a reset interval of the range gating scheme.
 5. The device of claim 1 wherein the range gating scheme allows for a plurality of integration intervals to occur between consecutive resets of the integration capacitor.
 6. The device of claim 1 further comprising the transducer, wherein the transducer is a photo sensitive detector.
 7. The device of claim 1 further comprising the transducer, wherein the transducer generates a change in current in response to a stimulus received thereby.
 8. The device of claim 1 wherein the range gating scheme allows for a plurality of integration intervals of different duration.
 9. The device of claim 1 wherein the range gating scheme allows for one or more blanking intervals during which the amplifier does not integrate the signal from the transducer.
 10. A read-out integrated circuit (ROIC) comprising the device of claim
 1. 11. A sensor system comprising the ROIC of claim 10 wherein the system includes a transducer array operatively coupled to the ROIC.
 12. A system-on-chip comprising the sensor system of claim
 11. 13. A range gating method comprising: receiving, by an input of an amplifier, input from an element of a transducer array; integrating, by an integration capacitor between the input and an output of the amplifier, the input from the element of the transducer array; controlling each of a reset switch, a first switch, and a second switch to provide a range gating scheme having a fixed gate time within a frame time of searching for a signal, wherein the gate time can be shifted in time between resets of the integration capacitor by subintervals of the fixed gate time, the first switch operatively coupled between the element of the transducer array and the input of the amplifier and configured to selectively stop integration of the signal from the transducer, the second switch operatively coupled between the element of the transducer array and a bias voltage source and configured to selectively apply the bias voltage to the transducer when the first switch is open, wherein the bias voltage maintains substantially the same voltage across the transducer as when the transducer is connected to the amplifier by the first switch, and the reset switch operatively coupled across the integration capacitor; and providing a readout by the output of the amplifier.
 14. The method of claim 13 further comprising: receiving, by the amplifier, a bias voltage that sets an output voltage that is presented at an output of the amplifier during a reset interval of the range gating scheme.
 15. The method of claim 13 wherein the range gating scheme allows for a plurality of integration intervals to occur between consecutive resets of the integration capacitor.
 16. The method of claim 13 wherein the range gating scheme allows for a plurality of integration intervals of different duration.
 17. An active sensing system comprising: a transducer array; a laser operatively coupled with the transducer array; and an integrator circuit device operatively coupled with the transducer array, the device comprising: an amplifier for receiving input from an element of the transducer array at an input; an integration capacitor between the input and an output of the amplifier and configured to integrate the input from the element of the transducer array to provide a readout; a reset switch operatively coupled across the integration capacitor; a first switch operatively coupled between the element of the transducer array and the input of the amplifier, and configured to selectively stop integration of a signal from the transducer; and a second switch operatively coupled between the element of the transducer array and a bias voltage source, and configured to selectively apply the bias voltage to the transducer when the first switch is open, wherein the bias voltage maintains substantially the same voltage across the transducer as when the transducer is connected to the amplifier by the first switch; wherein the reset, first, and second switches are configured to provide for a range gating scheme having a fixed gate time within a frame time of searching for the signal, wherein the gate time can be shifted in time between resets of the integration capacitor by subintervals of the fixed gate time.
 18. The system of claim 17 wherein the range gating scheme allows for at least one of: a plurality of integration intervals to occur between consecutive resets of the integration capacitor; and a plurality of blanking intervals during which the amplifier does not integrate the input from the element of the transducer array. 